Amendments to the Specification

Please replace the paragraph beginning at page 5, line 6, with the following rewritten paragraph:

One example of a state component supports dealing with sequential and parallel composition of imperative programs, features which support high-level modeling languages such as Abstract State Machine Language (ASML). On sequential composition, a sequence of frames can be collapsed into one frame. In that case, the sequence of frames is merged into a single frame, which contains the most recent updates of variables. In another example, supporting parallel execution, a parallel frame contains a link pointing to a frame it is in parallel with. On composition, parallel frames are merged building the union of updates of both frame chains while checking for racing conditions on updates on variables.

Please replace the paragraph beginning at page 6, line 13, with the following rewritten paragraph:

The technology is not limited to any testing language, e.g. Abstract State Machine Language (ASML), but is available as a construct of any programming language or as a component in a shared library that any programmer could use in a programming framework language (e.g., .NET, Windows, etc.) to incorporate state as a first-class citizen into an application. Thus, any programming language could incorporate this feature via an interface to a dynamic link library, or implement the feature directly into a programming language as a language construct.

Please replace the paragraph beginning at page 7, line 2, with the following rewritten paragraph:

In such a case, the state component is part of the runtime, e.g., common language runtime (CLR), and is available to other components desiring to utilize state as a first-class citizen.

Please replace the paragraph beginning at page 25, line 29, with the following rewritten paragraph:

The system bus may be any of several types of bus structure including a memory bus or memory controller, a peripheral bus, and a local bus using any of a variety of conventional bus architectures such as Peripheral Component Interconnect (PCI), standards proposed by the Video Electronics Standards Association (VESA), Accelerated Graphics Port, also called Advanced Graphics Port (AGP), Microchannel, Industry Standard Architecture (ISA) and Extended

GL:kam 04/16/08 851963 303975.01 PATENT

Industry Standard Architecture (EISA), to name a few. The system memory includes read only memory (ROM) 1224 and random access memory (RAM) 1225. A basic input/output system (BIOS), containing the basic routines that help to transfer information between elements within the computer 1220, such as during start-up, is stored in ROM 1224.

Page 3 of 18